Timing Arc Definition:
Timing arcs, along with netlist interconnect information, are the paths followed by the path tracer during path analysis.
Each timing arc has a startpoint and an endpoint.
Continue reading “Timing Arc”
Category: Uncategorized
cell degradation
A cell degradation design rule specifies the maximum capacitive load a cell can drive without causing cell performance degradation during the fall transition.
But I don’t know the difference between cell degradation and max capacitance constraint rule:(
Virtual Clock
Virtual clock feature:
- A clock that is not connected to any port or pin within the current design
- Serves as a reference for input or output delays
difference between real clock and ideal clock
Ideal Network Feature
Ideal Network Feature:
- No DRC (capacitance, fanout, and transition) check for ideal net.
- Zero pin capacitance and net capacitance for timing calculation.
Clock Latency
Clock Latency contain following two parts:
- Network Latency: net delay from clock port to flip-flop clock pin in the design.
- Source Latency: delay from clock source to design clock port.
Definition of Timing Path
优盘（U盘）检测软件
http://www.mydigit.cn/mydisktest.htm
优盘检测软件，
现在奸商一堆，就连可爱的calf也中招了，所以大家还是多个心眼，买到U盘后检测一下。
utf8编码的中文分词词库下载
Ideal Clock Feature
Feature of ideal clock:
- Infinite drive capability
- Zero rise/fall transition times
- Zero skew
- Zero insertion delay or latency
For ideal network feature: http://vlsi-concept.blogspot.com/2008/12/ideal-network-feature.html
Continue reading “Ideal Clock Feature”