Cln40g SVT NMOS Temperature Inversion Effect

We have temperature inversion effect in 40nm and below technology. At 65nm hand early technology, the worst timing corner are alway low voltage, high temperature corener. But in 40nm and below, the timing worst corner is at low voltage, cold temperature. This is the  Temperature Inversion Effect.

Continue reading “Cln40g SVT NMOS Temperature Inversion Effect”